Samsung Electronics presented 3D stacked FETs featuring triple nanosheet channels at a 42nm gate pitch for advanced logic applications. The technology was unveiled at the 2026 VLSI Symposium, highlighting the company's progress in next-generation semiconductor design.